Abstract-Ground fault overvoltage can occur in situations in which a four-wire distribution circuit is energized by an ungrounded voltage source during a single-phase-to-ground fault. The phenomenon is well documented with ungrounded synchronous machines, but there is considerable discussion about whether inverters cause this phenomenon and, consequently, whether inverters require effective grounding. This paper examines the overvoltages that can be supported by inverters during single-phase-to ground faults via theory, simulation, and experiment. It identifies the relevant physical mechanisms, quantifies expected levels of overvoltage, and makes recommendations for optimal mitigation. It concludes that under many circumstances, effective grounding of inverters is not necessary to prevent ground fault overvoltage.
I. INTRODUCTION
A GROUND FAULT overvoltage (GFOV) can occur in situations in which a four-wire power circuit experiences a single-phase-line-to-ground (1LG) fault when it is being energized by an ungrounded voltage source. When this situation occurs, loads that are connected between an unfaulted phase and the neutral can be exposed to a 173% ( √ 3) transient overvoltage (TOV). It has been known for some time that ungrounded rotating generators can produce GFOV if they energize a four-wire circuit with a 1LG fault after that circuit has been disconnected from the main utility source [1] . The GFOV problem for rotating generators is normally solved via effective grounding [2] - [4] . A. Hoke, S. Chakraborty, and A. Nelson are with the National Renewable Energy Laboratory, Golden, CO 80401 USA (e-mail: Andy.Hoke@NREL.gov; Sudipta.Chakraborty@NREL.gov; Austin.Nelson@NREL.gov).
M. McCarty is with SolarCity Corporation, San Mateo, CA 94402 USA (e-mail: mmccarty@solarcity.com).
T. Wang was with SolarCity Corporation, San Mateo, CA 94402 USA. Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/ TPWRD.2016.2577884 Today, inverter-interfaced distributed energy resources (DERs) are becoming increasingly prevalent. Because inverters are typically ungrounded sources, many utilities have begun applying effective grounding requirements to them. However, there has been significant discussion in recent years about these requirements. Reference [5] describes simulation-based results of inverters with and without effective grounding, which showed that if inverters are connected to 4-wire circuits via Yg-Yg generator step-up (GSU) transformers, then GFOV does not occur and effective grounding is not necessary. That study also indicated that during a 1LG fault, there is usually a combination of GFOV and load-rejection overvoltage (LROV). When the 1LG fault strikes, the faulted phase voltage and the output power on the faulted phase drop to a low level. The inverter's current regulator will then increase the output current to re-regulate to the correct output power. This rejection of power to the unfaulted phases will cause the unfaulted phase voltages to rise. Load imbalance, circuit impedance asymmetry, and the presence of constant-power or motor loads significantly complicate the calculation of a theoretical maximum value for this 1LG-triggered LROV.
It is clear that the need for effective grounding of inverters to mitigate zero-sequence voltage components during 1LG faults is a complex issue that has not yet been fully investigated. This paper presents a treatment of the problem of inverter-supported zero-sequence voltages during 1LG faults, including theory, simulation results, and recently-obtained experimental results. The results are applicable to all inverters that are operated as power-regulated current sources.
II. THEORY

A. Case of Yg-Connected Load and Synchronous Generator
It is well known that an ungrounded synchronous generator connected to a four-wire circuit will produce GFOV on that circuit during 1LG faults [1] . The mechanism by which this happens is illustrated in Fig. 1 , which shows an ungrounded synchronous generator serving a four-wire multigrounded neutral circuit and a grounded-Y impedance load. The synchronous generator is shown at the left, and is modeled as a three-phase set of voltage sources E 0 behind impedances R + jX s [6] , [7] . The voltage V N n , shown in red in Fig. 1 , is the voltage between the synchronous generator star point and the multigrounded neutral. Under normal and balanced operating conditions, V N n ≈ 0, and 0885-8977 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. each impedance in the three-phase load sees a voltage of E 0 , minus the voltage drop across R + jX s . However, Fig. 1 also shows a 1LG fault between phase b and ground. Normally, there would be a utility voltage source as well, but Fig. 1 assumes that the utility's protection has already detected the 1LG fault and opened, isolating the portion of the circuit seen in Fig. 1 . Assuming a bolted fault and ignoring the circuit impedance for the moment, when the fault strikes the voltage on phase b will be pulled down to the ground voltage. In that case, because of the action of the generator's internal voltage sources, V N n ≈ E 0 . The load connected between phase b and ground sees approximately zero voltage because it is connected to ground at both ends. Then if one follows the KVL loop through the phase a load, the phase b load, and the phase b and a voltage sources, one finds that the phase a voltage is
A similar analysis holds for phase c:
A vector diagram showing V an and V cn is shown in Fig. 2 . Equations (1) and (2) indicate that under this condition the The zero, positive and negative sequence voltages at the load (V 0 , V 1 and V 2 respectively) in this situation are:
The post-fault positive sequence voltage is equal to the prefault value, and the positive and zero sequences are of equal magnitude, indicating that the zero sequence is the primary contributor to GFOV. This problem can be mitigated by a grounding transformer. Fig. 3 shows another situation in which the synchronous generator has been replaced by an inverter. Grid-tied inverters are usually controlled to operate as current sources, and in general their controls are set up to produce mainly positive-sequence, fundamental-frequency current. Thus, the inverter representation includes a set of balanced three-phase current sources, and the impedances Z inv include both the actual impedance of the inverter (transformers, filters and other series impedances) and the 'synthetic impedance' that results from the action of the inverter's control software. Fig. 3 shows a 1LG fault from phase b to ground, and again it is assumed that the utility protection has already detected the 1LG fault and opened, islanding this portion of the circuit.
B. Case of Yg-Connected Load and Inverter Source
The key difference between Figs. 1 and 3 is that in Fig. 3 , the voltage V bN between phase b and the inverter's star point is not maintained by a voltage source, and thus the inverter does not enforce a specific phase-to-star point voltage relationship. If the inverter continues to produce primarily fundamental-frequency positive-sequence current during the fault (an assumption that must be tested and will be dealt with in a moment), then by Ohm's Law one obtains
and a similar analysis holds for phase c. Equation (6) shows that there is no overvoltage in this case, and in particular the 'traditional' GFOV mechanism of star-point voltage shifting that is observed in synchronous machines does not exist in inverters, because the inverter does not enforce a specific phase-star point voltage.
Let us define V = |V an | according to (6) , and assume for the moment that |V an | = |V cn | and that the load impedance is purely resistive and balanced as shown in Fig. 3 . Then the zero, positive and negative sequence voltages in this situation are:
A zero-sequence voltage component is present in the invertersource case, but there are three important differences between this and the synchronous generator case. First, the magnitude of the zero-sequence component is much smaller in the inverter case. Second, the inverter case shows also a reduction in the positive-sequence voltage that partially offsets the zerosequence contribution. Third, in the inverter case there is a negative sequence component that is important in determining the GFOV. Bear in mind that a grounding transformer is not an appropriate mitigation strategy for the negative-sequence component. Fig. 3 and (7)- (9) represent a symmetrical system (except for the 1LG fault) and assume a grounded-Y load. In reality, there will be phase-phase imbalance in load impedances and asymmetry in circuit impedances, which are not represented in Fig. 3 and that will cause the zero and negative sequence voltages not to be equal as predicted by (7) and (9). Fig. 4 shows the sequence networks for the (faulted) circuit in While the zero sequence impedance of an inverter is high due to the lack of a neutral connection, the negative sequence impedance Z inv 2 is not infinite [8] , a subject that will be revisited shortly.
In reality, the load and line impedances are distributed and would form a ladder network, but in Fig. 4 it has been assumed that this network can reasonably be reduced to the form shown. Now, consider that the value of V in (7)- (9) will not be constant because I a will change. When the fault strikes and the faulted phase voltage drops to (near) zero, no power will be exported from the inverter on that phase, and the inverter's total AC power output will drop to roughly two-thirds of its pre-fault level. The DC link voltage will rise, and in response the inverter's dq0-frame current regulators will attempt to re-regulate to the commanded AC output power level while maintaining relatively ripple-free d-and q-axis currents and an approximately balanced three-phase output current. Theoretically, the inverter would increase its output current until the power on the unfaulted phases rises to 150% of its pre-fault level (i.e., the pre-fault power on that phase plus half of the power from the faulted phase). This rejection of power to the unfaulted phases can cause overvoltage on the unfaulted phases. For an impedance load, because
increasing the power to 150% of the pre-fault value would be expected to cause an overvoltage of √ 1.5 = 122%. For photovoltaic (PV) inverters, this could happen at low to moderate irradiance levels, under which conditions the inverter has significant current 'headroom'. At high irradiance levels, the inverter output current will be constrained by the inverter's maximum output current limits, causing the output power and the resulting (10) overvoltage to drop. However, this change will not alter the relative proportions of positive, negative and zero-sequence voltages.
What these results indicate is that a) the inverters themselves do not cause the traditional star-point-shift GFOV, and b) fast inverter-resident overvoltage trips are the best mitigation choice because such overvoltage as does exist with inverters is not always dominated by the zero sequence component and thus would not be mitigated reliably by a grounding transformer.
If the generation to load ratio is larger than unity, then an LROV may also result. LROV is beyond the scope of this paper, but recent LROV results are available in [9] , [10] .
One final note: the representation shown in Fig. 3 assumes that the inverters are interfaced to the four-wire distribution feeder via a Yg-Yg GSU transformer. If the GSU transformer has a delta winding facing the four-wire distribution circuit, then that inverter + GSU transformer combination will look more like Fig. 1 than like Fig. 3 . Thus, a version of the discussion surrounding Fig. 1 applies in that case, although because of the interactions of GFOV, LROV and inverter controls, the overvoltage in that case is often far less than the theoreticallypredicted 173%. The subtleties of that case are beyond the scope of this paper.
C. Case of Yg and Delta-Connected Load With Inverter Source
Many loads, such as three-phase induction motor loads or any load connected via a transformer with a delta winding on the distribution circuit side, would appear to the distribution circuit as delta loads, and it is not uncommon for a four-wire distribution circuit to serve a mixture of Yg and delta load. Consider Fig. 5 , which shows the same system as in Fig. 3 except that the load has been separated into a Yg component and a delta component. The load impedances are selected by first adding to Fig. 3 a floating-Y load connected in parallel with the existing Yg load, using an impedance of 2Z in both loads, and then converting the floating-Y load to delta by multiplying its impedances by 3 [11] . In this way, a) the power dissipation is evenly divided between the Yg and delta portions of the load, and b) the power P and Q flowing across the green dashed line in Fig. 5 is the same as the P-Q delivered by the inverter to the load in Fig. 3 . The 1LG fault is again applied to phase b.
The sequence network diagram in Fig. 4 still applies to the circuit in Fig. 5 . The positive and negative sequence load impedances will be determined by both the Yg and the delta (or floating-Y) load, and with the impedances set as they are in Fig. 5 , the positive and negative sequence impedances are the same as in Fig. 3 . However, the zero-sequence impedance Z load0 will be determined only by the Yg-connected part of the load because the delta-connected load has an infinite zero-sequence impedance, and will thus be double what it was in the case with all Yg load. Based on this reasoning, one would expect the positive and negative sequence voltages to remain essentially unchanged from the Yg load case, but the zero-sequence voltage should increase significantly (for the simple circuit in Fig. 5 , the zero-sequence voltage across the load predicted by (7) would approximately double).
III. SIMULATIONS
A. Model and Procedure
The theoretical treatment above was tested in simulations conducted in the MATLAB/SimPowerSystems environment. The test circuit used, shown in Fig. 6 , is based on the one described by Acharya et al. [12] . This is a four-wire, 25 kV distribution circuit in which the neutral is explicitly represented and the line segment impedances are given by primitive matrices (i.e., no Kron reduction). The line impedances are asymmetrical in the sense that the mutual impedances between phases are not all the same, which is caused by the asymmetry of the conductor layout on the poles. Surge arrestors are not included. The substation is in the orange block at the left. The substation transformer is Yg on the 25 kV side, delta on the transmission side, with an impedance of 5.75% and X/R of 10. The substation impedance to remote earth was set to 150 mΩ. The PV plant is in the yellow block just above the substation. A detailed manufacturer-specific model of a 250 kW inverter is used, and four of these are used to create the PV plant. The inverter model was extensively vetted against manufacturer-supplied experimental test data and was found to accurately predict inverter behavior during GFOV and LROV tests. Both switching and switch-averaged versions of the inverter model were tested, and both produced similar results. The PV plant's GSU transformer is Yg-Yg. The red blocks along the top of Fig. 6 are locations at which faults can be applied. Simulations were run for different combinations of PV and fault location, and these suggested that the worst case scenario occurs when the PV is near the substation (as shown in Fig. 6 ) and the fault is at the most distal point on the feeder ("Fault5" in Fig. 6 ). If the PV and fault were closer together, or if the fault were upstream from the PV plant, the PV plant tends to trip on faulted-phase undervoltage before the substation breaker trips and no GFOV results.
The loads and measurement blocks are inside the dark blue blocks in Fig. 6 . All loads are connected to the circuit via Yg-Yg distribution transformers with Z = 5.75% and X/R = 10. Simulations were run for several different load types as described below. The light blue block is a VAr support capacitor connected floating-Y and the row of black blocks across the bottom of Fig.  6 contain the multigrounded neutral's connections to remote earth ("pole grounds") via a grounding impedance, taken here to be 7 Ω. Fig. 7 shows the simulated phase-ground voltages during one simulation test of a 1LG fault at location "Fault5" in Fig. 6 . The load in this case is a balanced resistive load. The PV plant is at full power, and the pre-fault generation:load ratio is 1:1 (generator power matches load power) in order to isolate the effects of GFOV from those of LROV. Fig. 7 shows that after the utility breaker opens there is a maximum overvoltage of roughly 123% that slowly decays for about thirteen cycles before the inverters trip on undervoltage. Fig. 8 shows results from a similar test, except that the load is now an R-L load with pf = 0.85, and the VAr support capacitor has been adjusted to support the VAr demand of this load. The pre-fault generation:load ratio is still 1:1. Fig. 8 shows that after the utility breaker opens there is a maximum overvoltage of roughly 132% that drops off over about eleven cycles before the inverters trip on undervoltage. In Fig. 9 , the solid lines are for a unity power factor resistive load (corresponding to Fig. 7) , and dotted lines are from a test with a nonunity power factor Z load (Fig. 8) . The negative and zero components are not equal, as (7) and (9) had predicted. One reason is because of the unequal sequence impedances of the asymmetrical line (see Fig. 4 ), which leads to imperfect cancellation of terms in (7) . Another reason is found in Fig. 10 , which shows the sequence components of the PV output current during the nonunity pf load test. The positive sequence component rises as the inverter attempts to re-regulate to its desired AC power, but the inverter also sources a negative-sequence current that is about 20% of the positive sequence value. This occurs because the inverter's current regulators cannot completely suppress the effect of the negative-sequence voltage. In other words, the inverter's negative-sequence impedance is not infinite; these results suggest that it is perhaps 50× the effective positive sequence impedance, which agrees reasonably with the results reported in [8] . The key conclusions are that the 'traditional' GFOV mechanism is clearly not present, and because of the role of the negative sequence component fastacting relaying within the inverter is a better mitigation strategy than a grounding transformer. Fig. 11 shows the phase voltages during a 1LG fault with a 1:1 generation:load ratio and a nonunity-pf load (pf = 0.85), but with half of the load connected Yg and the other half delta, as described in Section II. Fig. 12 shows the sequence components of the voltages in Fig. 11 . The zero-sequence voltage has risen significantly relative to the all-Yg load case, and the level of TOV has risen from 132% to 143%, which persists for about ten cycles. Fig. 12 indicates that, as theory predicted, the positive and negative sequence voltages stayed approximately the same and the zero-sequence voltage increased significantly.
B. Simulations With Yg Load
C. Results With Mixed Yg-Delta Load
However, the zero sequence voltage only increased by a factor of about 1.3×, instead of 2× as predicted in Section II. This is because of the differences between the 'realistic' circuit in Fig. 6 and the 'simplified' one in Fig. 5 , the most important one being the many series impedances between the inverters and loads (especially the distribution transformers), which are not included in Fig. 5 and are unchanged when part of the load is connected in delta.
IV. EXPERIMENTS
Recently-obtained experimental results quantify the response of three PV inverters to 1LG faults [13] . Details on the inverters tested are shown in Table I .
A. Experimental Procedure
The experimental test setup is shown in Fig. 13 . To create a 1LG fault without also faulting the AC voltage source to which the inverters were connected, a balanced resonant RLC load with quality factor of approximately 1.0 was connected in parallel with the inverter under test and tuned to absorb the inverter's real and reactive power. This allowed the AC source to be disconnected using switch S1 without immediately Fig. 13 . Experimental 1LG fault test setup [11] . tripping the inverter before the creation of the fault. The 1LG fault was created by closing switch S2. Baseline tests in which S1 was opened and S2 remained open confirmed that each inverter remained connected and in stable operation for at least 1 s following the opening of S1. For Inverter 1, anti-islanding controls were disabled during all tests described here to better observe the 1LG fault response. Thus each inverter's response to the fault was observed in isolation from other effects [13] .
B. Experimental Results: No Transformers
For Inverter 1, a 'typical' dq0-controlled three-phase inverter, Fig. 14 shows inverter phase voltage and current waveforms for the test with the longest overvoltage out of over 60 tests. The inverter trips after two AC cycles, not long enough to discern whether the inverter will transfer faulted-phase power to the unfaulted phases. Fig. 15 shows the symmetrical components of voltage for the same test, and Fig. 16 shows the symmetrical components of inverter current, which do not reach a post-fault steady state due to the fast trip of the inverter. The sequence voltages following the 1LG fault match very closely to the theoretical values in (7)- (9), and they also qualitatively match the limited 1LG fault tests of a similar inverter presented in [14] .
Inverter 2 is not a typical three-phase inverter; it consists of three somewhat-independently-controlled single-phase inverters in the same enclosure, connected in Y. Fig. 17 shows phase voltage and current waveforms for a test of Inverter 2 in which the inverter remained connected for longer post-fault. Because of its structure this inverter does not transfer the power from the faulted phase to the unfaulted phases; instead all three phase currents remain near-nominal following the fault. Hence it showed no GFOV in most cases. Also unlike typical three-phase inverters, current can flow through Inverter 2's neutral connection, so it can produce zero-sequence current. Fig. 18 shows the symmetrical components of voltage for the test in Fig. 17 , and the results match (7)- (9) well. Fig. 19 shows the symmetrical components of the inverter output current for the same test, and as expected based on the foregoing discusison, this inverter does produce some zero sequence current. Still, the voltage remains near nominal because reductions in positive sequence current make up for the increased negative and zero sequence currents. The behavior of PV plants consisting of multiple single-phase PV inverters connected line-neutral would be expected to be similar to the behavior of this inverter. Inverters connected to typical split-phase 240/120 V circuits would also fall into this category (though pre-fault power would not necessarily be balanced between phases in this case).
"Inverter 3" is actually a set of single-phase microinverters connected in delta. This case was included to ascertain whether having inverters connected line-line might lead to some reinforcement of phase-phase voltages and thus possibly exhibit GFOV. In all tests of Inverter 3, the microinverters connected to the faulted phase tripped less than one millisecond after the fault, and the remaining microinverters tripped within less than one cycle. Thus Inverter 3 tests showed no overvoltage aside from the initial fault transient lasting less than 0.2 ms.
These tests, particularly those with Inverter 1, support the hypothesis that the traditional GFOV mechanism associated with synchronous generators does not appear with inverter-based DERs, and that to the extent that inverters remain connected following a 1LG fault, (7)-(9) accurately model load voltage in a simple inverter and balanced Yg-load island with a 1LG fault.
C. Experimental Results With Transformers
Inverter 1 was also tested with Yg-Yg and Δ-Yg 1:1 transformers connected between the inverter and the fault location. Tests with Yg-Yg transformers showed consistently similar phase voltage magnitudes to those from tests without a transformer: the inverter remained connected for about 2 cycles following the fault and no RMS TOV was observed. Fig. 20 shows phase voltages and inverter currents on both sides of the transformer for a typical test. Note that in Fig. 20 , the phase voltages after the fault are 180
• out of phase rather than 120
• as in the tests without a transformer. This eliminates the zero-sequence voltage, as shown in Fig. 21 .
Phase voltages and inverter currents during a typical 1LG fault test with Δ-Yg transformer are shown in Figs. 22 and 23 for the fault (Δ) side of the transformer and the inverter (Y) side of the transformer, respectively. Note that the current increases on all phases following the fault as the inverter controls increase the power on the unfaulted phases, leading to a peak TOV of 127%. This confirms the analysis and simulated results predicting a TOV caused by power rejection to the unfaulted phases. Fig. 24 shows the symmetrical components of voltage on both sides of the Δ-Yg transformer for the test shown in Figs. 22 and 23. On the grid side of the transformer, both negative and zero sequence components arise following the fault and hold relatively steady around 0.38 pu until the inverter disconnects, while the positive sequence falls to roughly 0.75 pu. It is important to note that the results shown in Figs. 22--24 had anti-islanding controls disabled, as in all tests of Inverter 1 presented here. Enabling anti-islanding controls tended to greatly reduce the duration of TOV following 1LG fault tests with the Δ-Yg transformer because it caused the inverter to disconnect more quickly [11] . Fig. 25 shows the symmetrical components of inverter current from the test shown in Figs. 22-23 . After the fault, the positive sequence current is about 1.05 pu and the negative sequence current is about 0.1 pu. No zero-sequence current is produced.
V. CONCLUSION
The key result of this paper is that inverter-based DERs do not have an inherent GFOV mechanism during 1LG faults in the same way that synchronous generators do. Because of this fact, if used with Yg-Yg GSU transformers on circuits with Yg load, inverters should not require effective grounding to mitigate GFOV. However, there are other mechanisms that can cause GFOV even when inverter sources are used, such as the use of GSU transformers with delta windings facing the distribution circuit and the presence of high fractions of delta load on an otherwise Yg circuit. To avoid these and other overvoltage mechanisms, it is recommended that a) inverters on four-wire circuits utilize line-ground voltages in their protective relaying; and b) inverters incorporate fast peak (non-RMS) overvoltage trips, possibly augmented by negative-sequence voltage or current trips, that quickly block the gate signals if an overvoltage is detected on any phase. Many inverters already include this capability today, and taking advantage of this inverter capability will effectively mitigate all types of overvoltage without causing the negative impacts on circuit protection coordination associated with grounding transformers.
